Details
IP Cores Design from Specifications to Production
Modeling, Verification, Optimization, and ProtectionAnalog Circuits and Signal Processing
|
53,49 € |
|
| Verlag: | Springer |
| Format: | |
| Veröffentl.: | 27.08.2015 |
| ISBN/EAN: | 9783319220352 |
| Sprache: | englisch |
Dieses eBook enthält ein Wasserzeichen.
Beschreibungen
<p>This book describes the life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection. Various trade-offs in the design process are discussed, including those associated with many of the most common memory cores, controller IPs and system-on-chip (SoC) buses. Readers will also benefit from the author’s practical coverage of new verification methodologies. such as bug localization, UVM, and scan-chain. A SoC case study is presented to compare traditional verification with the new verification methodologies.</p><p>Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection; </p><p>Introduce a deep introduction for Verilog for both implementation and verification point of view. </p><p>Demonstrates how to use IP in applications such as memory controllers and SoC buses.</p><p>Describes a new verification methodology called bug localization;</p><p>Presents a novel scan-chain methodology for RTL debugging;</p><p>Enables readers to employ UVM methodology in straightforward, practical terms.</p>
<p>1. Introduction.- 2. IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection.- 3. Analyzing the Trade-off between Different Memory Cores and Controllers.- 4. SOC BUSES AND PERIPHERALS: FEATURES AND ARCHITECTURES.- 5. Verilog for Implementation and Verification.- 6. New Trends in SoC Verification: UVM, Bug Localization, Scan-Chain-Based Methodology, GA-Based Test Generation.- 7. Conclusions.</p>
<p>Dr. Khaled Salah attended the school of engineering, Department of Electronics and Communications at Ain-Shams University, Egypt, from 1998 to 2003, where he received his B.Sc. degree in Electronics and Communications Engineering with distinction and honor degree. He received his M.Sc. and his Ph.D. degrees in Electronics and Communications in 2008, 2012 respectively. He joined Mentor Graphic Corporation, where he designed many SoC IPs such as AHB, HDMI, HDCP, eMMC, SDcard, HMC. Currently, Dr. Khaled Salah is a Technical Lead at the Emulation division at Mentor Graphic, Egypt. Dr. Khaled Salah has published one book and more than 42 research papers in the top refereed journals and conferences. His research interests are in 3D integration, IP Modeling, and SoC design.</p>
<p>This book describes the life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection. Various trade-offs in the design process are discussed, including those associated with many of the most common memory cores, controller IPs and system-on-chip (SoC) buses. Readers will also benefit from the author’s practical coverage of new verification methodologies. such as bug localization, UVM, and scan-chain. A SoC case study is presented to compare traditional verification with the new verification methodologies.<b></b></p><p>· Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection; </p><p>· Introduce a deep introduction for Verilog for both implementation and verification point of view. </p><p>· Demonstrates how to use IP in applications such as memory controllers and SoC buses.</p><p>· Describes a new verification methodology called bug localization;</p><p>· Presents a novel scan-chain methodology for RTL debugging;</p><p>· Enables readers to employ UVM methodology in straightforward, practical terms.</p>
Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection Describes a new verification methodology called bug localization Presents a novel scan-chain methodology for RTL debugging Enables readers to employ UVM methodology in straightforward, practical terms Demonstrates how to use IP in applications such as memory controllers and SoC buses
Diese Produkte könnten Sie auch interessieren:
High-Frequency Oscillator Design for Integrated Transceivers
von: J. van der Tang, Dieter Kasperkovitz, Arthur H.M. van Roermund
149,79 €
